RECONFIGURABLE MATH COPROCESSOR ON FPGA
Keywords:
FPGA, reconfigurable processor, hardware implementation of functional core, mathematical coprocessor, acceleration of computationsAbstract
The article deals with the development of a specialized calculator constructed on the basis of FPGA, for calculating arithmetic-logic functions. The calculator is proposed for integration with the reconfigurable processor, for the implementation of the concept of accelerating the implementation of programs, by hardware realization of the time-critical functional core.
References
Angepat H., FPGA–Accelerated Simulation of Computer Systems / H. Angepat, D. Chiou, E. Chung, J. Hoe. – IEEE, 2014. – 125–126.
Zhang Z., FPGA–oriented moving target defense against security threats from malicious FPGA tools/ Z. Zhang ; Q. Yu ; L. Njilla ; C. Kamhoua// 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). – IEEE,2018. – P 5–6.
N. Shylashree. FPGA implementation of high speed scalar multiplication for ECC in GF(p)/ N. Shylashree, V. Sridhar// TENCON 2015 – 2015 IEEE Region 10 Conference, (Macao, China, 1–4 Nov. 2015) / IEEE, ISBN: 978–1–4799–8641–5. – P 8–9.
Braun, E. Digital Computer Design, Logic Circuitry, Synthesis//Academic Press, New York, 1963. – P 324–326.
Lehman, M. High–speed Digital Multiplication, IRE Transaction on Electronic Computers// Vol. EC–6–6, № 3, 1957. – P 6.
Taylor F., Multiplier policies for digital signal processing/ F. Taylor. – IEEE ASSP Magazine, vol. 7, Jan. 1990, – P. 6–20.
Booth, A., A Signed Binary Multiplication Technique, Quart. J. Mech. Appl. Math. 4, part 2/ 1951, –P. 236–240.
Chopade S. Performance analysis of vedic multiplication technique using FPGA/ S. S. Chopade, Rama Mehta// 2015 IEEE Bombay Section Symposium (IBSS), (Mumbai, India, 10–11 Sept. 2015)/ IEEE, ISBN: 978–1–4673–9542–7, – P. 489–490.
Al–Wattar A. Efficient On–line Hardware/Software Task Scheduling for Dynamic Run–time Reconfigurable Systems / A. Al–Wattar, S. Areibi, F. Saffih // Proceeding in 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW). – IEEE, 2012. – P 401 – 406.
Gonzalez I. Dynamically Reconfigurable Coprocessors in FPGA–based Embedded Systems: Doctor of Science in Electronics Thesis : 21.03.2006 / I. Gonzalez; Universidad Autónoma de Madrid. – Madrid, 2006. P — 56 p.
Baugh, C. R., Wooley, B. A., A Two's Complement Parallel Array Multiplication Algorithm, IEEE Transactions on Computers, C–22, Dec. 1973, – P.1045–1047.
