METHOD FOR INCREASING THE EFFICIENCY OF SOLVING SLE IN A REDUNDANT NUMBER SYSTEM ON FPGA
Abstract
The article considers the possibility of increasing the efficiency of solving systems of linear equations, with reducing the number of necessary resources for data transfer on FPGA, due to the use of modules of digit-by-digit processing in an online mode with a redundant number system.